EN | 简体



Boosting Convergence of Timing Closure using Feature Selection in a Learning-driven Approach

Event: 2016 26th International Conference on Field Programmable Logic and Applications (FPL)

Machine Learning approaches for automated selection of FPGA CAD tool parameters have been demonstrated to be useful for timing closure of FPGA designs [3], [4]. This is achieved by running the CAD tool multiple times with small variations in the the CAD parameter values. The timing slack from each run is recorded into a database along with all input parameter selections to help train a classifier...

Download file to find out more

Improving Classification Accuracy of a Machine Learning approach for FPGA Timing Closure

Event: 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)

We can use Cloud Computing and Machine Learning to help deliver timing closure of FPGA designs using InTime [2], [3]. This approach requires no modification to the input RTL and relies exclusively on manipulating the CAD tool parameters that drive the optimization heuristics. By running multiple combinations of the parameters in parallel, we learn from results and identify which parameters...

Download file to find out more

Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs

Event: FPGA '16 Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

We can achieve reliable timing closure of FPGA designs us ing machine learning heuristics to generate input parameter settings for FPGA CAD tools. This is enabled by running multiple instances of CAD tool with different sets of these input parameters and logging of resulting timing slack values into a database. We incrementally build this database and run learning routines to develop suitable classier models...

Download file to find out more

Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing

Event: Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on 2-6 May 2015

Machine learning and cloud computing techniques can help accelerate timing closure for FPGA designs without any modification to original RTL code. RTL is generally frozen closer to system delivery target to avoid injecting new unforeseen bugs or significantly affecting design characteristics...

Download file to find out more

InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters

Event: FPGA '15 Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

FPGA CAD tool parameters controlling synthesis optimizations, place and route effort, mapping criteria along with user-supplied physical constraints can affect timing results of the circuit by as much as 70% without any change in original source code. A correct selection of these parameters across...

Download file to find out more

Copyright 2017 Plunify Pte Ltd